Multiple Sampling Wide Dynamic Range Imager with Successive Approximation ADC
Project Goals
Architectural Overview
System Architecture
Pixel Information
Pixel Specifics
Pixel Layout
Correlated Double Sampling Capacitor Banks (CDS)
The CDS Circuit
Auto Control
Auto Control Architecture
Successive Approximation ADC
Logic behind it
Recent Accomplishments
Action Items
Top-Level Layout of Chip
Author: A. Heron, F. Tejada and S. Woo
Homepage: 520.490 Analog and Digital VLSI Final Project
Powered with