

520.492 Mixed-Signal VLSI Systems

Prof. Gert Cauwenberghs

Week 1

VLSI Technology and Device Characterization

References

1. Geiger, Allen and Strader: pp 33-235.
2. Tsividis, *Operation and Modeling of the MOS Transistor*.
3. Sze, *VLSI Technology*.
4. Beynon & Lamb, "Charge Coupled Devices", in *Topics in Applied Physics* vol. 38.

SILICON VLSI TECHNOLOGY

INGREDIENTS

Silicon
Polysilicon (POLY)
Oxide (SiO_2)
Impurities (diffusion, implants)
Metal (Al, Au)

DEVICES

MOSFETS (nMOS, pMOS)

JFETS

bipolars (npn, pnp)

diodes

capacitors

resistors

+ derivatives: phototransistors, floating gates, CCD's, ...

LAYERS (typical MOSIS)

diffusion (n and p; masked with "Select")

well

poly (poly 1, poly 2)

metal (metal 1, metal 2, ...)

p-base (npn vertical BJT in n-well process)

buried channel

+ contacts; via(s)

MOS TRANSISTORS

(Geiger & al. : pp 32-236)






FIGURE 2.2-3
 Typical output characteristics for an n-channel MOSFET.

MOS MODELS

Above threshold; (Shichman-Hodges)

$$I_D = \begin{cases} 0 & \text{CUTOFF} \\ \frac{1}{2} K' \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS}) & \text{SATURATION} \\ K' \frac{W}{L} (V_{GS} - V_T - \frac{V_{DS}}{2}) V_{DS} (1 + \lambda V_{DS}) & \text{OHMIC (TRIODE)} \end{cases}$$

$$V_T = V_{T0} + \gamma (\sqrt{\phi - V_{BS}} - \sqrt{\phi})$$



Below threshold:

$$I_D = I_0' \frac{W}{L} e^{\frac{\kappa V_{GB} - V_{SB}}{V_{th}}} \left(1 - e^{-\frac{V_{DS}}{V_{th}}}\right) (1 + \lambda V_{DS})$$

V_{th} = thermal voltage, $\frac{kT}{q}$ ($\approx 25\text{mV}$)
 κ = back gate effect

AC, small signal:










FIGURE 3.1-19

MOS symbols:




electric variable convention
(n- or p-channel, enhancement
or depletion)

FIGURE 2.2-4
Symbols for MOS transistors.

PHYSICAL LAYOUT / PARASITICS:

CIF:



Cross section:




FIGURE 2.2-7 Parasitic transistors in a p-well CMOS process.

BIPOLAR JUNCTION TRANSISTORS (BJT's)





FIGURE 2.2-8 Bipolar transistors.

DC:

$$I_C = J_s A e^{V_{BE}/V_t} (1 + V_{CE}/V_{AF})$$

$$I_B = \frac{1}{\beta_F} J_s A e^{V_{BE}/V_t}$$

AC:




FIGURE 3.3-12 High-frequency small signal equivalent circuit of BJT.

PHYSICAL LAYOUT / FABRICATION STRUCTURE

Bipolar process (w/ epi layers)






FIGURE 2.2-9
Vertical and lateral transistors in a bipolar process.

Through MOSIS (BiCMOS):


• vertical:



• lateral:




NOTE: SCR (thyristor; npnp or pnpn)



$$\Rightarrow I_{C1} = \beta_1 I_{B1} = \beta_1 (I_{C2} + C_{p2} \frac{d}{dt} V_{p2})$$

$$I_{C2} = \beta_2 I_{B2} = \beta_2 (I_{C1} - C_{p1} \frac{d}{dt} V_{p1})$$




$\beta_1 \beta_2 \gg 1 \Rightarrow I_{C/B} \rightarrow \infty \text{ or } 0$
BISTABLE



COMPARISON



MOS	Bipolar
voltage-driven current source	current-driven current source
$Z_{in} = \infty$ $Z_{out} = \text{large}$	$Z_{in} = \text{small}$ $Z_{out} = \text{large}$
ohmic insulation compact thermally stable	low-noise precise matching fast
logic / memory (no static power) switched capacitors	high speed interfacing (ECL, ...) linear analog
↓	↓
BiCMOS VLSI	

THE MOS CAPACITOR



Slow recovery of inversion channel, unless there are drain or source diffusions in contact with the channel to provide carriers fast.

CCD's (and CID's)



Basic CCD Shift Register Operation





Fig. 1.7 (a)-(e) Movement of potential well and associated charge packet by clocking of electrode voltages; (f) clocking waveforms for a three-phase CCD.

Buried Channel CCD

→ TO REDUCE EFFECTS OF INTERFACE TRAPS
BY PUSHING THE CARRIERS FURTHER BELOW THE OXIDE



Same as surface channel CCD except for a weak n implant underneath the CCD gates.

Equivalent Capacitance of CCDs




Fig. 2.12 Capacitor equivalent circuits for (a) surface-channel and (b) buried-channel CCDs.

SURFACE CHANNEL

PRO: • STANDARD CMOS TECH.
• LINEAR $Q(V)$

CON: • INTERFACE TRAPS


BURIED CHANNEL

PRO: • BETTER CHARGE TRANSFER EFF.

CON: • HIGHER VOLTAGES TO DRIVE
• NONLINEAR $Q(V)$
• EXTRA PROCESSING LAYER


OTHER DEVICES :

- JFET :



- phototransistors, photodiodes : Same as BJTs, diodes
(base of the phototransistor needs to be left floating to collect photocurrent)

- linear capacitors :



- linear resistors : poly strings ($\rho_{\text{SHEET}} \approx 20 \Omega/\square$)

HI-RES : $1000 \Omega/\square$
(0.5 μm AM15)