

520.492 Mixed-Signal VLSI Systems

Week 2

Digital and Analog CMOS Circuitry

References

1. Geiger, Allen and Strader: Chapters 5 and 6.
2. Franca and Tsividis, Chapter 2.
3. Weste and Eshraghian (2nd Ed.), pp. 1-21, 61-91, 207-243, 295-317.
4. Liu, Kramer, Indiveri, Delbruck and Douglas, *Analog VLSI* (MIT Press).

CMOS LOGIC

Weste & Eshraghian


pp { 1-21
61-71
207-243
295-317

<p>IN₁ (HI-Z)</p> <p>IN₂</p> <p>OUT</p> <p>GND = "0" V_{dd} = "1"</p>	IN ₁	IN ₂	OUT
	0	0	HI-Z
	0	1	HI-Z
	1	0	0
	1	1	(1) ← Poor; AVOID


<p>IN₁ (HI-Z)</p> <p>IN₂</p> <p>OUT</p>	IN ₁	IN ₂	OUT
	0	0	(0) ← Poor; AVOID
	0	1	1
	1	0	HI-Z
	1	1	HI-Z

3 "modes" in CMOS :


1) COMPLEMENTARY LOGIC (STATIC) :



2) PASS TRANSISTOR LOGIC : (STATIC)




3) DYNAMIC CMOS :





+ variants ; combinations

EXAMPLES :

① CMOS INVERTER



IN	OUT
0	1
1	0



RATIOING:

$$\mu_p \approx \frac{2}{5} \mu_n \Rightarrow \left(\frac{W}{L}\right)_p = \frac{5}{2} \left(\frac{W}{L}\right)_n$$

POWER DISSIPATION:

static: NIL


dynamic: $P_{dyn} = f C V_{dd}^2$

SPEED:


rise time / fall time: $t \propto \frac{C}{\beta \cdot V_{dd}}$

$$\left. \begin{array}{l} f C^2 V_{dd} \\ \beta \end{array} \right\} \left(\beta \propto C_{ox} \mu \frac{W}{L} \right)$$

② PASS GATE (TRANSMISSION GATE)



C	OUT
0	OUT
1	IN



R-C chain effects!

intermediate buffering needed.

COMBINATORIAL LOGIC

$$Y = f(X)$$

a) Boolean algebra




$$\begin{aligned} A \cdot \emptyset &= \emptyset \\ A + \emptyset &= A \\ A + \bar{A} &= 1 \\ A \cdot \bar{A} &= \emptyset \end{aligned}$$

$$\begin{aligned} (A + B) \cdot C &= A \cdot C + B \cdot C \\ A \cdot B &= B \cdot A \\ A + B &= B + A \end{aligned}$$

De Morgan: $\overline{A + B} = \bar{A} \cdot \bar{B}$
 $\overline{A \cdot B} = \bar{A} + \bar{B}$

b) Synthesis

- KARNAUGH: Expansion of the boolean variable (or its complement) in a minimal sum of product combinations of the input operands



- other methods (Quine - Mc Cluskey, ...)

c) CMOS realization:

$$A \cdot B : \begin{array}{c} A \rightarrow \uparrow \\ B \rightarrow \downarrow \end{array}$$

$$\overline{A \cdot B} = \bar{A} + \bar{B} : \begin{array}{c} A \rightarrow \uparrow \\ B \rightarrow \downarrow \end{array}$$


$$A + B : \begin{array}{c} A \rightarrow \uparrow \\ B \rightarrow \uparrow \end{array}$$

$$\overline{A + B} = \bar{A} \cdot \bar{B} : \begin{array}{c} A \rightarrow \downarrow \\ B \rightarrow \downarrow \end{array}$$

• COMPLEMENTARY CMOS :

$$\overline{OUT} = (A + B + C) \cdot D$$

$$OUT = \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{D}$$





$p \leftrightarrow n$ permutation by series \leftrightarrow parallel
(De Morgan)

• PASS TRANSISTOR LOGIC :

e.g.:

A	B	OUT
0	0	P ₄
0	1	P ₃
1	0	P ₂
1	1	P ₁



MUX



• extends to analog MUX

• disadvantage: R-C delays for long chains



• COMPOSITES :



SEQUENTIAL LOGIC


$$Y_n = f(X_n, Y_{n-1})$$

→ finite-state machines, etc...





Registers:



static:




dynamic:





edge-triggered:



DYNAMIC CMOS LOGIC




example :




VARIANTS:

Domino Logic :





Static Counterpart :



Summary of CMOS logic "families"



COMPLEMENTARY:

HI-Z IN
LO-Z OUT





PASS TRANSISTOR:

LO-Z IN
LO-Z OUT



DYNAMIC:

HI-Z IN
HI/LO-Z OUT
"TRI"




m-block: synthesis of $f(IN)$ $\left\{ \begin{array}{l} "1" = \text{short} \\ "0" = \text{open} \end{array} \right.$, and with $\left\{ \begin{array}{l} "+" : \text{in parallel} \\ "." : \text{in series} \end{array} \right.$

p-block: "complement" of m-block, with:


- for \rightarrow complementary logic: series \leftrightarrow parallel permutation
- \rightarrow pass transistor: complement the pass gate inputs (C)

Cascading of logic gates

COMBINATORIAL:

Complementary logic: HI-Z IN, LO-Z OUT 

$$t_{prop} = N \times t_{stage}$$

pass-transistor logic: LO-Z IN, LO-Z OUT 


$$t_{prop} \approx \underline{N^2} \times t_{stage}$$

↓
smaller though

optimum: include buffers (\rightarrow) every 2-8 stages

SEQUENTIAL:


PIPELINING



speed \uparrow as t_{stage} \downarrow \Rightarrow "micro-pipelining"


causes:

1) signal leak through:
 $C = \bar{C} = 1$ transient



remedy: two-phase non-overlapping clock

2) charge redistribution in dynamic CMOS



remedy: apply a set of proper cascading rules

(e.g.: Yeum & Svensson: single-phase clock)

ANALOG CMOS

CIRCUITS

- differential pairs
- current mirrors / conveyors
- transconductance amplifiers / comparators
- source followers
- switches
- multipliers


SYSTEMS

- current-mode
- transconductance mode
- charge-mode

references:

- Franca & Tricidas, Chapter 2
- Geiger, Allen & Strader, Chapter 5, 6


DIFFERENTIAL PAIR



subthreshold

$$\left. \begin{aligned} I_1 &= I_0 e^{\frac{k(V_1 - V_G)}{V_T}} \\ I_2 &= I_0 e^{\frac{k(V_2 - V_G)}{V_T}} \\ I &= I_1 + I_2 \end{aligned} \right\}$$


$$\left. \begin{aligned} I_1 &= \frac{1}{1 + e^{\frac{k(V_2 - V_1)}{V_T}}} I \\ I_2 &= I - I_1 \end{aligned} \right\}$$



above threshold

$$\begin{aligned} I_1 &= \frac{\beta}{2} (kV_1 - V_G - V_T)^2 \text{ etc...} \\ I_2 &= \frac{\beta}{2} (kV_2 - V_G - V_T)^2 \end{aligned}$$



generalization :



$$I_i = \frac{e^{\frac{kV_i}{V_T}}}{\sum_{j=1}^n e^{\frac{kV_j}{V_T}}} \cdot I \quad (I = n \cdot g(V_G))$$

in subthreshold

CURRENT MIRROR



$$I_{out} \approx I_{in} \frac{\left(\frac{W}{L}\right)_{out}}{\left(\frac{W}{L}\right)_{in}}$$






problem: drain conductance

$$I_{out} = I_0 e^{\frac{V_{out}}{V_{early}}} \left(1 + \frac{V_{out}}{V_{early}}\right)$$

or: $\frac{\beta}{2} (kV_g)^2$


early effect

remedy: cascode:



current conveyor


TRANSCONDUCTANCE AMPLIFIER (also, COMPARATOR)






$$I_{out} = g_D (V_1 - V_2) + g_{cm} \frac{V_1 + V_2}{2} + g_o \cancel{V_{out}}$$

$$g_{cm} \rightarrow 0$$


$$g_o \rightarrow 0 ; g_D \text{ "high"}$$



$$V_{out} = \frac{1}{1 + Zs} V_{in} \quad (Z = \frac{C}{g_D})$$





WIDE RANGE




FOLDED CASCODE

INVERTING AMPLIFIER




1) CMOS inverter



poor A_v ! (except at low V_{dd})
 $V_m \sim$ midrange


2) mMOS inverter



$A_v \approx - \frac{g_{mN}}{g_{dsN} + g_{dsP}}$ large in subthreshold

$V_m \sim V_{Tm}$ (mMOS threshold)

3) cascoded mMOS inverter







$A_v \approx - \frac{g_{mN}}{g_{dsN}^2/g_{mN} + g_{dsP}^2/g_{mP}}$ very large!

high speed!

$V_m \sim V_{Tm}$

4) pMOS equivalents ($V_m \sim V_{dd} - |V_{Tp}|$)

CORRELATED DOUBLE SAMPLING ("CDS")




$\phi_1 (S)$: sample V_{in} , minus V_m (internal threshold of amplifier)

ϕ_2 : evaluate difference with V_{ref} , cancelling V_m
 $\Rightarrow (V_{in} - V_m) - (V_{ref} - V_m) = V_{in} - V_{ref}$

Residual offset is due to charge injection by $M1$, but is independent of V_{in} (and constant for a given process technology)

MULTIPLIERS

current mode:




$$I_{out} = \frac{I_1 \cdot I_2}{I_1 + I_2}$$


(subthreshold)

transconductance mode:


①



$$I_{out}^+ - I_{out}^- = \sigma(V_1^+ - V_1^-) \cdot \sigma(V_2^+ - V_2^-)$$



②




(above threshold; quadratic I-V law:)

$$\begin{cases} I_{out}^+ = \beta (V_1^+ - V_{ref} - V_{Tn})(V_2 - V_{ref}) - \frac{\beta}{2} (V_2 - V_{ref})^2 \\ I_{out}^- = \beta (V_1^- - V_{ref} - V_{Tn})(V_2 - V_{ref}) - \frac{\beta}{2} (V_2 - V_{ref})^2 \end{cases}$$

$$\Rightarrow I_{out}^+ - I_{out}^- = \beta (V_1^+ - V_1^-)(V_2 - V_{ref})$$


SOURCE FOLLOWERS



$$V_{out} \approx \kappa V_{in} - V_t \log \frac{I_d}{I_0}$$

($I_d = I_0 e^{\frac{\kappa(V_{in} - V_{out})}{V_t}}$)
subthreshold

SWITCHES





uses:

- analog MUX (same as pass-gate digital CMOS)

- switched capacitors; sample-and-hold

problem: clock feedthrough (injection of charge)

remedy:



CIRCUIT SYNTHESIS

in analog CMOS

motives: } - high density, low power
 } - large degree of parallelism

- distribution of variables → analog voltages
- parallel summation → currents; charges

current mode:

- mirrors
- current conveyors
- translinear circuits (subthreshold)


transconductance mode:

sampled filters { • transconductance amplifiers^(*)
 } • capacitors } continuous-time filters
 } • switches

charge mode:

- capacitor banks; charge redistribution
- CCD's; CID's
charge coupled devices; charge injection devices
- charge sense amplifiers


(*) + variants:



differential techniques

CHARGE MODE :

example :



$$\phi^- : V \text{ across } C_i = V_{ref} - V_{i^-}$$

$$\phi^+ : V \text{ across } C_i = \begin{cases} \rightarrow V_{out} - V_{i^+} & \textcircled{1} \text{ (no current)} \\ \rightarrow V_{ref} - V_{i^+} & \textcircled{2} \text{ (current through feedback capacitor } C_f) \end{cases}$$

$$\Rightarrow V_{out}(\phi^+) = V_{ref} + \lambda \cdot \sum_{i=1}^n C_i (V_{i^+} - V_{i^-})$$

$$\lambda = \begin{cases} \rightarrow 1 / \sum_{i=1}^n C_i & \textcircled{1} \\ \rightarrow -1 / C_f & \textcircled{2} \end{cases}$$