Silicon Kernel Learning "Machines"

Gert Cauwenberghs

Johns Hopkins University gert@jhu.edu

520.776 Learning on Silicon http://bach.ece.jhu.edu/gert/courses/776

Silicon Kernel Learning "Machines" OUTLINE

Introduction

- Kernel Machines and array processing
- Template-based pattern recognition

• Kerneltron

- Support vector machines: learning and generalization
- Modular vision systems
- CID/DRAM internally analog, externally digital array processor
- On-line SVM learning

• Applications

- Example: real-time biosonar target identification

Massively Parallel Array Kernel "Machines"



Example: VLSI Analog-to-digital vector quantizer (Cauwenberghs and Pedroni, 1997)

• "Neuromorphic"

- distributed representation
- local memory and adaptation
- sensory interface
- physical computation
- internally analog, externally digital

Scalable

throughput scales linearly with silicon area

Ultra Low-Power

factor 100 to 10,000 less energy than CPU or DSP

Acoustic Transient Processor (ATP) with Tim Edwards and Fernando Pineda



- Models time-frequency tuning of an auditory cortical cell (S. Shamma)
- Programmable template (matched filter) in time and frequency
- Operational primitives: *correlate, shift and accumulate*
- Algorithmic and architectural simplifications reduce complexity to one bit per cell, implemented essentially with a DRAM or SRAM at high density...

Acoustic Transient Processor (ATP) Cont'd...

Algorithmic and Architectural Simplifications (1)



- Channel differenced input, and binarized {-1,+1} template values, give essentially the same performance as infinite resolution templates.
- Correlate and shift operations commute, implemented with one shift register only.

Acoustic Transient Processor (ATP) Cont'd...

Algorithmic and Architectural Simplifications (2)



- Binary {-1,+1} template values can be replaced with {0,1} because of normalized inputs.
- Correlation operator reduces to a simple one-way (on/off) switching element per cell.

Acoustic Transient Processor (ATP) Cont'd...

Algorithmic and Architectural Simplifications (3)



- Channel differencing can be performed in the correlator, rather than at the input. The cost seems like a factor of two in complexity. Not quite:
- Analog input is positive, simplifying correlation to single-quadrant, implemented efficiently with current-mode switching circuitry.
- Shift-and-accumulate is differential.

Acoustic Transient Processor (ATP)

Memory-Based Circuit Implementation

Shift-and-Accumulate

55574 55574



DX		Ø		×		Ø		Ø		Ø	M	Ð	8						8	
E						0								8		Ø				8
		20		900				0						gei,		र्षुछ द्रुछ				80 80
253	100	20 0					0 00				0 2					3		83		3
		33 53		000 00								303				्राष्ट्र दाष्ट्र		9 31		
20 20 (2 2 2 2 2								2 2 2	दा थ दा ह			0 D	s e
1 B	æ			6		6/2		66		6/2		6		K/		B)	Mar No			
030 ////	eacsici /////	(53) I	50 G	COEBČ ////	CC () ///1	a c	20 (2) 2///	EDERCS	30 CS	à à Altre	00				53) (9//	宝呢 ///			isi p//	ister 777
					e o D	6/0			30	o/e	DI		88	R.	8 8		E A	R	8	
												100	8 8			80° 20				88
	808		3 Ø	800			3 0	3 8 8			3 0			2 20 20	53			20	53	
oø	00		© 0	88	006	3	80	8 8	c) a	300			0 180 (8	1	0 00	8			× 🛛 🕻
													M				Q.E			00
E													őc o		20		2C	V E	20	
	88	e é i		0 00	88				8	é é		80	00		20					00
29 23	88								120 E											

Correlation

Acoustic Transient Processor (ATP) with Tim Edwards and Fernando Pineda



Generalization and Complexity



- Generalization is the key to supervised learning, for classification or regression.
- *Statistical Learning Theory* offers a principled approach to understanding and controlling generalization performance.
 - The complexity of the hypothesis class of functions determines generalization performance.
 - Support vector machines control complexity by maximizing the margin of the classified training data.

Kernel Machines



G. Cauwenberghs

520.776 Learning on Silicon

Some Valid Kernels Boser, Guyon and Vapnik, 1992

- Polynomial (Splines etc.)

 $K(\mathbf{x}_i, \mathbf{x}) = (1 + \mathbf{x}_i \cdot \mathbf{x})^{\nu}$

- Gaussian (Radial Basis Function Networks)

$$K(\mathbf{x}_i, \mathbf{x}) = \exp(-\frac{\|\mathbf{x}_i - \mathbf{x}\|^2}{2\sigma^2})$$

- Sigmoid (Two-Layer Perceptron)

 $K(\mathbf{x}_i, \mathbf{x}) = \tanh(L + \mathbf{x}_i \cdot \mathbf{x})$ only for certain L



Trainable Modular Vision Systems: The SVM Approach

Papageorgiou, Oren, Osuna and Poggio, 1998





SVM classification for pedestrian and face object detection

- Strong mathematical foundations in *Statistical Learning Theory* (Vapnik, 1995)
- The training process selects a small fraction of prototype *support vectors* from the data set, located at the *margin* on both sides of the classification boundary (e.g., barely faces vs. barely non-faces)

Trainable Modular Vision Systems: The SVM Approach

Papageorgiou, Oren, Osuna and Poggio, 1998



 The number of support vectors and their dimensions, in relation to the available data, determine the generalization performance

 Both training and runtime performance are severely limited by the computational complexity of evaluating kernel functions

G. Cauwenberghs

Scalable Parallel SVM Architecture



- Full parallelism yields very large computational throughput
- Low-rate input
 and output
 encoding
 reduces
 bandwidth of
 the interface

The Kerneltron: Support Vector "Machine"

Genov and Cauwenberghs, 2001



- 512 inputs, 128 support vectors
- 3mm X 3mm in 0.5um CMOS
- Fully parallel operation using "computational memories" in hybrid DRAM/CCD technology
- Internally analog, externally digital
- Low bit-rate, serial I/O interface
- Supports functional extensions on SVM paradigm

Mixed-Signal Parallel Pipelined Architecture



- Externally digital processing and interfacing
 - Bit-serial input, and bit-parallel storage of matrix elements
 - Digital output is obtained by combining quantized partial products

CID/DRAM Cell and Analog Array Core





Linearity of parallel analog summation

- Internally analog computing
 - Computational memory integrates DRAM with CID

Feedthrough and Leakage Compensation

in an extendable multi-chip architecture



Oversampled Input Coding/Quantization

- *Binary* support vectors are stored in *bit-parallel* form
- Digital inputs are *oversampled* (e.g. *unary* coded) and presented *bit-serially*

$$W_{mn} = \sum_{i=0}^{I-1} 2^{-i-1} w_{mn}^{(i)}; \qquad X_n = \sum_{j=0}^{J-1} x_n^{(j)} \leftarrow \text{Data encoding}$$
$$Y_m = \sum_{n=0}^{N-1} W_{mn} X_n = \sum_{i=0}^{I-1} 2^{-i-1} Y_m^{(i)}, \quad where \leftarrow \text{Digital accumulation}$$
$$Y_m^{(i)} = \sum_{j=0}^{J-1} Y_m^{(i,j)} \quad and \qquad \leftarrow \text{Analog delta-sigma}$$
$$Y_m^{(i,j)} = \sum_{n=0}^{N-1} w_{mn}^{(i)} x_n^{(j)} \qquad \leftarrow \text{Analog charge-mode}$$

Oversampling Architecture



 Oversampled input coding (e.g. unary)

 Delta-sigma modulated ADCs accumulate and quantize row outputs for all unary bit-planes of the input

Kerneltron II

Genov, Cauwenberghs, Mulliken and Adil, 2002



- \bullet 3mm x 3mm chip in 0.5 μm CMOS
- Contains 256 x 128 cells and 128 8-bit delta-sigma algorithmic ADCs
- 6.6 GMACS throughput
- 5.9 mW power dissipation
- 8 bit full digital precision
- Internally analog, externally digital
- Modular; expandable
- Low bit-rate serial I/O

Delta-Sigma Algorithmic ADC



Signed Multiply-Accumulate Cell





Linearity of parallel analog summation in XOR CID/DRAM cell configuration

Stochastic Architecture



$$Y_{i,j}^{(m)} \rightarrow N(\mu = 0, \sigma = \sqrt{N})$$

Stochastic Architecture



Range of $Y_m^{(i,j)}$ is reduced by \sqrt{N}

- ADC resolution requirements are relaxed by \sqrt{N}

- Analog addition nonlinearity does not affect the precision of computation

 $Y_{i,i}^{(m)} \rightarrow N(\mu = 0, \sigma = \sqrt{N})$

Stochastic Input Encoding



Stochastic Encoding: Image Data



Stochastic Encoding: Experimental Results



Sequential On-Line SVM Learning

with Shantanu Chakrabartty and Roman Genov



Sequential On-Line SVM Learning



margin/error support vector

Effects of Sequential On-Line Learning and Finite Resolution





 Matched Filter Response

- Batch Training
- Floating-Point Resolution





- On-Line Sequential Training
- Kerneltron II



Real-Time Biosonar Signal Processor



- Analog continuoustime input interface at sonar speeds
 - 250kHz bandwidth
 - 32 frequency channels
- Digital programmable interface
 - In-site programmable and reconfigurable analog architecture

Frontend Analog Signal Processing



time (continuous)

Continuous-time filters

- Custom topology
- Individually programmable Q and center frequencies
- Linear or log spacing on frequency axis
- Energy, envelope or phase detection
 - Energy, synchronous
 - Zero-crossings, asynchronous

Real-Time LFM2 Frontend Data



LFM2 Kernel Computation



- Inner-product based kernel is used for SVM classification
- PCA is used to enhance features prior to SVM training

Measured vs. Simulated Performance LFM2 mines/non-mines classification



Hardware and simulated biosonar system perform close to the Welch STF/NN classification benchmark.

- Classification performance is mainly data-limited.
- Hardware runs in real time.
 - 2msec per ping.
 - 50 times faster than simulation on a 1.6GHz Pentium 4.

ROC curve obtained on test set by varying the SVM classification threshold

System Integration



• programming and configuration

- - - ST1-123

Conclusions

- Parallel charge-mode and current-mode VLSI technology offers efficient implementation of high-dimensional kernel machines.
 - Computational throughput is a factor 100-10,000 higher than presently available from a high-end workstation or DSP, owing to a fine-grain distributed parallel architecture with bit-level integration of memory and processing functions.
 - Ultra-low power dissipation and miniature size support real-time autonomous operation.
- Applications include unattended adaptive recognition systems for vision and audition, such as video/audio surveillance and intelligent aids for the visually and hearing impaired.