

520.492 Mixed-Signal VLSI Systems

Week 9

Structured and Testable Design

References

1. Geiger, Allen and Strader: Chapters 6 and 7.
2. C. Mead and L. Conway, *Introduction to VLSI Systems*, Chapter 9, Allison-Wesley, 1980.

● STRUCTURED DESIGN

Objective: to reduce the global amount of effort involved in the design and layout, and to allow for direct extension and alteration

- HIERARCHY
- REGULARITY
- MODULARITY
- LOCALITY

● TESTABLE DESIGN (Design for testability)


Objective: to reduce the burden of exhaustively testing the fabricated VLSI circuit for structural faults and other non-idealities

- OBSERVABILITY
- CONTROLLABILITY

(The above requirements for structured design are useful here as well)

STRUCTURED DESIGN

d) Hierarchy and Regularity



HIERARCHY: tree-based structured decomposition towards higher detail in the description

REGULARITY: parallel instances of identical cells are used throughout for the modules and sub-modules, at different levels in the hierarchy


$$R = \frac{\text{total \# of transistors}}{\text{\# actually designed trans.}} \approx \text{average \# instances/cell}$$

⇒ drastically reduces the "explicit" layout and design work

FABRICATION COST

(for given performance)

(off-the-shelf)





DESIGN COST (1/R)

b) Modularity and Locality


MODULARITY: Each block in the hierarchical decomposition has a well-defined internal functionality and a suitable external interface (self-contained externally)

typically: $\begin{cases} \bullet \text{ voltages: } & \text{input: HI-Z} & \text{output: LO-Z} \\ \bullet \text{ currents: } & \text{input: LO-Z} & \text{output: HI-Z} \end{cases}$



LOCALITY: Modules (or sub-modules) are constructed as homogeneous "clusters" of internally self-contained functionality in order to reduce interconnections between modules to a minimum level

- mostly local signals
- a few global signals for module interconnect and for bias/timing generation and control




NOTE: restriction on locality does NOT exclude global computation schemes which exploit a DISTRIBUTED REPRESENTATION, nor does the requirement of modularity exclude cases where boundary values are influenced by other values in the same class sharing the global distributed computational function.


EXAMPLES:

1) vector quantizer:


a) summing node on the output of the distance cells:



$d_{out} = d(A_j, \alpha_j^i)$




b) common "competition" line in winner-take-all





EXAMPLES (continued):

2) follower aggregator (centroid detector, ...):

a) modularity "violation": (cheating)




$$Z_{out} = \frac{1}{g} = \frac{2 \frac{kT}{qK}}{I_{bias}}$$





$$V_{out} \approx \frac{\sum g_i \cdot V_i}{\sum g_i} \quad (|V_{out} - V_i| \text{ small})$$

b) possible locality "violation": (cheating)




reduction of local circuitry:



DESIGN FOR TESTABILITY


Ideally: make it possible to test all the individual functions in isolated fashion.

- Test for: {
- Physical defects (SHORTS; OPENS, more or less)
 - Mismatches; offsets (in analog circuitry)
 - Functionality (global; in principle exhaustive if conditions)



For a complete and efficient check, following requirements will do:


- CONTROLLABILITY: ability to set all (relevant) internal nodes and branches to (more or less) arbitrary values
- OBSERVABILITY: ability to (directly or indirectly) obtain the values of internal nodes & branches
- INDUCTIVE CAUSALITY: ability to decompose the circuit into individually testable parts, each part being accessible individually through induction (assuming under correct operation a given model is in effect)




ASSUMES A GIVEN MODEL FOR CORRECT OPERATION

Recursive modular testing assuming induction in causality:

Objective: reduce the combinatorial explosion for testing the flat structure (n-p completeness)



decomposition




α^I test patterns needed $\rightarrow \sum_{\text{all (sub)modules}} \alpha^i \ll \alpha^I$


$\alpha = \#$ levels of inputs (analysis depth)
 $\alpha \equiv 2$ for binary inputs

Equivalence is only guaranteed if the decomposition satisfies MODULARITY and if the model is correctly implemented (except for the faults under investigation)

Extension to SEQUENTIAL (memory) systems rather than COMBINATORIAL (instantaneous):



decomposition (along internal state variables also)





α^{I+F} patterns needed $\rightarrow \sum_{\text{all (sub)modules}} \alpha^{i+f} \ll \alpha^{I+F}$

local state variables positioned at boundaries of modules

\Rightarrow TESTABILITY also requires } MODULARITY
 LOCALITY

example : PARITY TREE (8-bit, say)



4 test vectors

x	y	z
0	0	0
0	1	1
1	0	1
1	1	0

controllability:

to make $B_5 = 1$: $B_1 \oplus B_2 = 1 \Rightarrow (A_1, A_2, A_3, A_4)$ ODD PARITY
 \vdots
 etc..

observability:



to observe B_2 : set B_1 and B_6 (to whatever) $\Rightarrow B_2 = B_1 \oplus B_6 \oplus C$
 \vdots
 etc..

inductive causality:

7 x 4 test vectors for all individual X_i $i = 1$ through 7

28 test cycles rather than 256 for exhaustive test
 (2^8)

BOUNDARY SCAN REGISTERS FOR TESTABILITY IN GENERAL ARCHITECTURES





$B_i; B_0$: BOUNDARY REGISTER
 TRANSFER MODES FOR

- interconnect
- internal state variables


- pulse on ϕ_c : CONTROL B_i (*)
- pulse on ϕ_0 : OBSERVE B_0
- ϕ_{SHIFT} and $\overline{\phi_{SHIFT}}$:
 scan in B_i 's and
 scan out B_0 's

example :



(*) and then return ϕ_c Low


RANDOM-ACCESS TESTABILITY




See Week 3 - memory architecture

Address decoders/demux can be used for other purposes! (e.g., I/O multiplexing, programming etc.)

1) current / voltage input:



2) voltage buffer:



3) current replica:

