


# What is VLSI?

- Very-Large-Scale Integrated
- Generating large circuits on a single chip by creating transistors
- Transistors are created by impurity doping
- Analog vs. Digital


# How VLSI works subthreshold

#### **Physics of Neural Computation**



#### Voltage-dependent p-channel

- Hole transport between source and drain
- Gate controls energy barrier for holes across the channel
- Boltzmann distribution of hole energy produces exponential decrease in channel conductance with gate voltage



#### Voltage-dependent conductance

- K\*/Na\* transport across lipid bilayer
- Membrane voltage controls energy barrier for opening of ion-selective channels
- Boltzmann distribution of channel energy produces exponential increase in K<sup>+</sup>/Na<sup>+</sup> conductance with membrane voltage

#### courtesy Gert Cauwenberghs

# **Benefits of VLSI**


- Efficient modeling (using single transistors rather than software) allows on-line updating of parameters during real-time modeling
- Inherent system noise
- Involves biologically relevant constraints
  - available space (limited wiring)
  - power is at a premium
  - computations must be reliable and robust

# Hodgkin-Huxley Model


$$C\frac{dV}{dt} = g_{Na}m^{3}h(E_{Na}-V) + g_{K}n^{4}(E_{K}-V) + g_{Leak}(E_{Leak}-V) + I_{DC}$$

$$\frac{dm}{dt} = \alpha_m (1-m) + \beta_m m$$
$$\frac{dn}{dt} = \alpha_n (1-n) + \beta_n n$$
$$\frac{dh}{dt} = \alpha_h (1-h) + \beta_h h$$

...where  $\alpha$ 's &  $\beta$ 's are functions of voltage



## **HH-Simulated**



# Goals in designing a HH Neuron


- For any given dynamical state {V,m,h,n}
  - System must calculate and apply instantaneous dynamics to calculate state variables
    - dV/dt = f(V,m,h,n);
    - dm/dt=f(a(V),b(V),m); ...

 Therefore, a(V), b(V)'s must be continuously calculated and fed into dm/dt, dn/dt, dh/dt


# **Practical considerations**

- Transmit information through circuit as voltages or currents?
  - Some math operations are easier in current, others easier in voltage
  - Currents can be 'mirrored' and reversed easily
  - Voltage operations are often more precise
- In our system, most circuit subunits output information as current
- Key state V<sub>neuron</sub> is a voltage

- Need to fit unique HH equations for α and β for m,h,n
- Input is V<sub>neuron</sub>
- Circuit should be general





- Can fit with "Bump Circuit"
- Multiple "bumps" can be used to emulate α and β curves
  - Each has different  $V_{reference}$  and  $I_{bias}$




Delbruck, 1991


- Bump circuit
  implemented
- 4 bumps used to form circuit








- Need to calculate dm/dt=B\*m-A\*(1-m)
- Input is a's and b's
- Output should be 'm','h', and 'n'





- Need to calculate dm/dt=B\*m-A\*(1-m)
- Input is a's and b's
- Output should be current representing 'm','h', and 'n'




Hynna & Boahen, 2006

- Need to calculate dm/dt=B\*m-A\*(1-m)
- Input is a's and b's
- Output should be current representing 'm','h', and 'n'






 Need to combine m's, h's and n's into m<sup>3</sup>h and n<sup>4</sup>





- Need to combine m's, h's and n's into m<sup>3</sup>h and n<sup>4</sup>
- Can use translinear 'floating gates' to multiply currents




Minch BA et al., 2001

- Need to combine m's, h's and n's into m<sup>3</sup>h and n<sup>4</sup>
- Can use translinear 'floating gates' to multiply currents
- diode current charges to capacitors (relative weights are exponents)
   'Mirrored' output current is a function of input currents and capacitive differences









# **Reversal Potential Scaling**


- Current due to conductance and channel states  $(g_{Na}*m3h$ and  $g_{K}*n^{4})$  weighted by  $(E_{Rev}-V)$
- Implemented by a "transconductance amplifier"




### One whole channel




#### K+ channel simulated




#### Na+ Channel



# Whole Neuron



#### Whole Neuron



# **Results & Conclusions**

- Designed and Implemented circuits to calculate
  - alphas and betas from voltage
  - m,h, and n from alphas and betas
  - multply m, h, and n's; scale by conductances
  - reference currents to reversal potential and neuron voltage
  - Combine  $I_{\text{Na}},\,I_{\text{K}},\,\text{and}\,\,I_{\text{Leak}}\,$  to simulate neuron dynamics
- Simulated and began to tune parameters to accurately model HH behavior

# **Future Directions**

- Solve remaining dynamical problems
- Optimize bump circuit approximations
   Generate more accurate a(v)'s and b(v)'s
- Tune other parameters (g<sub>Na</sub>, g<sub>K</sub>, g<sub>Leak</sub>, capacitors) to optimize HH behavior
- Work on layout of circuit on chip

Special Thanks: Gert Cauwenberghs Jon Driscoll

# **Optimization of Bumps**

